Prev: Actel Cortex
Next: "Multi-source in Unit" Verilog synthesis woes
From: Sue on 14 Apr 2008 13:43
Does anyone know how can I get started on making a DOS script file to
synthesize a VHDL design. I tried understanding something from:
http://toolbox.xilinx.com/docsan/xilinx5/pdf/docs/xst/xst.pdf

But I still need more help.
Can someone please tell me the sequence which I should follow.

Thanks
From: HT-Lab on 15 Apr 2008 04:04

"Sue" <sudhangi(a)gmail.com> wrote in message
news:a6b7da33-81c8-4780-bbfd-822ceade089e(a)s39g2000prd.googlegroups.com...
> Does anyone know how can I get started on making a DOS script file to
> synthesize a VHDL design. I tried understanding something from:
> http://toolbox.xilinx.com/docsan/xilinx5/pdf/docs/xst/xst.pdf
>
> But I still need more help.
> Can someone please tell me the sequence which I should follow.
>
> Thanks

This is how Mentor's HDL Designer does it (auto generated)

syn.bat:

"C:/Xilinx/bin/nt/xst.exe" -intstyle xflow -ifn cpu86.xst -ofn cpu86.syr

cpu86.syr: output log file

cpu86.xst: contains the project as shown below (note not all synthesis
settings shown):

set -xsthdpdir ./xst
run
-ifn cpu86.prj
-ofn cpu86
-top cpu86
-p xc3s500e-cp132-4
-uc cpu86.xcf

cpu86.prj: contains the file list

vhdl cpu86 proc_rtl.vhd
vhdl cpu86 cpu86_struct.vhd

cpu86.xcf: contains the UCF settings:

NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 0.025 us;

Good luck,

Hans
www.ht-lab.com


From: Brian Drummond on 15 Apr 2008 06:35
On Mon, 14 Apr 2008 10:43:52 -0700 (PDT), Sue <sudhangi(a)gmail.com> wrote:

>Does anyone know how can I get started on making a DOS script file to
>synthesize a VHDL design. I tried understanding something from:
>http://toolbox.xilinx.com/docsan/xilinx5/pdf/docs/xst/xst.pdf
>
>But I still need more help.
>Can someone please tell me the sequence which I should follow.
>

If you have synthesised under ISE, you can look at the command log file for
examples; copy and paste these (modifying if necessary) to create your own
script.

- Brian
From: Alain on 15 Apr 2008 14:46
Hi,

You can use Tcl script.

ISE10.1 can generate it for you : "Tcl Script Generation: Project
Navigator can generate a Tcl script that contains all the necessary
Tcl commands to create, modify, and implement your project from a Tcl
command prompt. To generate this script, select Project > Generate Tcl
Script..."

See also http://www.xilinx.com/products/design_tools/logic_design/implementation/ise_qrefguide.pdf

Regards
 | 
Pages: 1
Prev: Actel Cortex
Next: "Multi-source in Unit" Verilog synthesis woes