Prev: Crypto++ (Cryptopp) 5.5.2 Tiger implementation maybe too long.
Next: Core - how many instructions per cycle?
From: PhD Student on 10 Apr 2008 10:06
Hi there
Can anyone tell me about the difference between on-chip RAM and on-
Chip cache. Is there any latency difference? If yes then why?
Regards
From: Del Cecchi on 10 Apr 2008 19:14

"PhD Student" <yasirqadri(a)yahoo.com> wrote in message
news:a677a8b2-b712-480c-b19f-6783a94d1763(a)b9g2000prh.googlegroups.com...
> Hi there
> Can anyone tell me about the difference between on-chip RAM and on-
> Chip cache. Is there any latency difference? If yes then why?
> Regards

There is no difference. And there is no latency difference, except for
figuring out the address.


From: Stephen Sprunk on 10 Apr 2008 21:50
"PhD Student" <yasirqadri(a)yahoo.com> wrote in message
news:a677a8b2-b712-480c-b19f-6783a94d1763(a)b9g2000prh.googlegroups.com...
> Can anyone tell me about the difference between on-chip RAM and on-
> Chip cache. Is there any latency difference? If yes then why?

Cache is usually SRAM when speaking of processors. On-chip "RAM" might
refer to SRAM or DRAM, depending on the context, but today is most likely
also SRAM.

S

--
Stephen Sprunk "God does not play dice." --Albert Einstein
CCIE #3723 "God is an inveterate gambler, and He throws the
K5SSS dice at every possible opportunity." --Stephen Hawking

From: joachim.strombergson on 11 Apr 2008 02:39
On 11 Apr, 03:50, "Stephen Sprunk" <step...(a)sprunk.org> wrote:
> "PhD Student" <yasirqa...(a)yahoo.com> wrote in message
>
> news:a677a8b2-b712-480c-b19f-6783a94d1763(a)b9g2000prh.googlegroups.com...
>
> > Can anyone tell me about the difference between on-chip RAM and on-
> > Chip cache. Is there any latency difference? If yes then why?
>
> Cache is usually SRAM when speaking of processors. On-chip "RAM" might
> refer to SRAM or DRAM, depending on the context, but today is most likely
> also SRAM.

Another big difference between SRAM based on-chip RAM and SRAM based
on-chip cache is associativity, update/replacement policy support etc
all of which makes the cache much more complex.

/JoachimS
From: PhD Student on 11 Apr 2008 05:12
On Apr 11, 7:39 am, joachim.stromberg...(a)gmail.com wrote:
> On 11 Apr, 03:50, "Stephen Sprunk" <step...(a)sprunk.org> wrote:
>
> > "PhD Student" <yasirqa...(a)yahoo.com> wrote in message
>
> >news:a677a8b2-b712-480c-b19f-6783a94d1763(a)b9g2000prh.googlegroups.com...
>
> > > Can anyone tell me about the difference between on-chip RAM and on-
> > > Chip cache. Is there any latency difference? If yes then why?
>
> > Cache is usually SRAM when speaking of processors.  On-chip "RAM" might
> > refer to SRAM or DRAM, depending on the context, but today is most likely
> > also SRAM.
>
> Another big difference between SRAM based on-chip RAM and SRAM based
> on-chip cache is associativity, update/replacement policy support etc
> all of which makes the cache much more complex.
>
> /JoachimS

Yes I know; but please refer to Renesas microcontrollers having on-
chip RAM and Cache. What I want to know is; if the RAM and Cache both
are implemented using SRAM; then why in some architectures they co-
exist. Does the size of memory also effect the latency?
Regards
 |  Next  |  Last
Pages: 1 2
Prev: Crypto++ (Cryptopp) 5.5.2 Tiger implementation maybe too long.
Next: Core - how many instructions per cycle?