|
First
|
Prev |
Next
|
Last
Pages: 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
Using USB programming cables from Xilinx and Lattice on one Windowsmachine sky465nm(a)trline4.org wrote: Well one option is to go FreeBSD/Linux. If I were the only one using that machine, that would be OK. But there's other people doing stuff on there, and they need Windoze for some reason. All I need to do on that particular machine is load an FPGA from time to time. Just load it... no ... 31 Mar 2008 18:38
Impact won't program XC3S200, does program XC3SD1800A On Mar 31, 6:27 pm, Paul Boven <bo...(a)jive.nl> wrote: Hi everyone, same issue here..., try to reload once again, then twice... try disconnect starter kit after a while, you should have "done" that goes '1'... My setup: ISE10.1 webpack, Digilent Spartan 3 kit, ExtremeDSP 1800A kit, Digilent parallel J... 31 Mar 2008 17:56
Xilinx and Modelsim? Hi, please forgive me for any ignorance in this question, but I am really lost. I have tried to get Xilinx ISE Webpack 9.2i to work with modelsim. But it just doesn't seem to work. Now I am not very familiar with these programs, I am using them because I am doing a school course that uses FPGA and they use Xil... 17 Apr 2008 13:20
Partial reconfiguration by using ICAP Dear all: My target board is the Xilinx ML310, which contains a Virtex-II Pro XC2VP30 FPGA. I followed the EAPR flow and successfuly generated my partial bitstreams. My system architecture was created by using the EDK tool, where the clock signals of all the DPR modules were transferred through a gloabal buf... 31 Mar 2008 17:56
Having trouble building an old Xilinx Spartan3 FPGA project I did on ISE 8.2i and EDK8.2 for microblaze. Also have ISE9.2i installed. On Fri, 28 Mar 2008 13:53:45 -0700 (PDT), Dale <dale.prather(a)gmail.com> wrote: I'm trying to rebuild an old project I did on ISE8.2i. I reinstalled 8.2i on my PC. I also have 9.2i installed on the same PC. I don't know if they would conflict or not? My environment variable XILINX is point to ISE8.2. I'm ... 31 Mar 2008 17:56
After reset, the PC register of PPC is not back to 0Xfffffffc On Mar 30, 9:15 am, louis <y...(a)ce.et.tudelft.nl> wrote: Hi, All, I built a PowerPC system on Xilinx ML410 board (Virtex4 fx60), the system contains 64K OCM instruction memory and 64K PLB data memory. I used XMD to debug the system via the jtagppc, when I reset the system, the PC register went back to... 31 Mar 2008 18:38
increase memory of microblaze On Mar 31, 8:23 am, kislo <kisl...(a)student.sdu.dk> wrote: hi, is it possible to increase the available memory for a microblaze after it has been created ? .. i have created a microblaze with 16kb blockram using the base system builder, but now i want to use 32kb .. can this be changed? Yes, you can eithe... 31 Mar 2008 17:56
ISE 10.1 - Initial experience Antti wrote: well done Xilinx, I just installed it on new PC to checkout something quick... and all i get quick are fatal errors and self termination and requests to open webcases... Antti Perhaps you triggered the special 'anti-Antti detector' that Xilinx put in all their software now ;) -jg ... 2 Apr 2008 12:51
Using USB programming cables from Xilinx and Lattice on one Windows machine Sean Durkin <news_mar08(a)tuxroot.de> wrote: Hey *, I'm trying to use USB programming cables from both Xilinx and Lattice on the same Windows machine. No luck so far, I can only get one of them working at a time, when I completely uninstall the other's software. Seems like the problem is that both use Jun... 31 Mar 2008 20:39
need help.....how do i download an image onto a virtex 4 fpga Symon wrote: Dear Grky, Did you win your place at Nevada in a poker game? :-) I'm guessing you're a linebacker. Great post! Cheers, Syms. You know, one of these days I'll send you the bill for a new keyboard. I don't know how many times I spilled $insert_arbitrary_beverage over the o... 31 Mar 2008 17:56 |