First  |  Prev |  Next  |  Last
Pages: 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
Argh! Need help debugging Xilinx .xsvf Player (XAPP058)
On May 6, 11:33 am, "MM" <mb...(a)yahoo.com> wrote: Okay, but I don't know how to do this. Where do I "pick the code" that you refer to? Martin is talking about the source code for the microcontroller... Oh!!! Do you mean this user-supplied function? void waitTime(long microsec); Now we're ... 6 May 2008 23:24
FPGA Processor for Signal Processing ?
On May 3, 11:18 am, HansWernerMarsc...(a)web.de wrote: You find at the web and in books implementations of processors for FPGA ´s and also processors like Picoblaze and Microblaze from firms like Xilinx. Are there also implementations of processors special designed for signal processing that realize things li... 6 May 2008 22:20
delta sigma adc.....
hi....I want to implement Sigma Delta ADC in Spartan 3E starter kit....i have implemented it as xilinx's xapp-155.....in ise it works well for 8 bit....but give problem for 16 bit.....When i open it in sysgen it now work.......actually in program the dac.v is included......i dont know how to open that include file ... 25 Apr 2008 02:10
ATF750 for Proteus
Hi! I'm looking for the Atmel ATF750C library for Proteus but I'm unable to find it on both Atmel & Labcenter sites. Does anyone know where can I find this ? Or perhaps, any other application that can simulate the ATF750C ? Thanks in advance for any help. ... 25 Apr 2008 02:58
ANNC: Digital Power Management Webcast
Lattice is holding a webcast today Thursday, April 24th, "Digital Power Management for Analog Supplies." The presenter will be Shyam Chandra, from our mixed signal marketing group. If you're interested, the event takes place live at 11am Pacific, 18:00 GMT. In addition, you will be able to view this webcast archi... 24 Apr 2008 14:15
ACTEL FPGA static timing analysis
I am using actel 1280 FPGA. How to use the Timer to detect set up violations arising due to clock skew between two registers of a counter? ... 24 Apr 2008 11:50
video stream transfer via UART and Bluetooth in FPGA
On 24 Apr., 15:27, Narendra Sisodiya <narendra.sisod...(a)gmail.com> wrote: I need to send video stream over a bluetoth link , case 1 ) the video lise is some format (suggest a easy format) in CF compact flash card , I need to read this file and send it through UART, Kindly give me any link to do this ... 24 Apr 2008 18:15
HydraXC + EDK
HI, I'm struggling with an EDK project and a HydraXC here. First of all I can't get the Hydra to work. I loaded a sample design (PPC linux) from the CD onto the SD card, inserted it and turned on the power. Shouldn't I see some output on the RS232 (set to 19200). About the power. I found in the documentation th... 24 Apr 2008 11:02
video stream transfer via UART and Bluetooth in FPGA
I need to send video stream over a bluetoth link , case 1 ) the video lise is some format (suggest a easy format) in CF compact flash card , I need to read this file and send it through UART, Kindly give me any link to do this case 2 ) I have vidoe starter kit and video is need to be captured and processed and t... 24 Apr 2008 09:26
will there be any problem with diffrent version of sysgen & EDK
hi, I have ISE 9.1 + EDK 9.1 (all updates) Now i have downloaded the xilinx sysgen 10.1 (60 day trial) as 9.1 is not available also I have matlab R2006b will threre be any problem with versions , in near future -- othrewise i will search 9.1 , Thanks n Regards ... 25 Apr 2008 01:23
First  |  Prev |  Next  |  Last
Pages: 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27