Prev: ANNC: Digital Power Management Webcast
Next: C and MISRA, blues... (arithmetic shifts)
From: Anton Erasmus on 24 Apr 2008 14:25
On Wed, 23 Apr 2008 19:21:22 -0700 (PDT), rickman <gnuarm(a)gmail.com>
wrote:

>On Apr 23, 4:40 pm, "Bill Giovino" <contac...(a)microcontroller.com>
>wrote:
>> STMicroelectronics has introduced an ARM9 with up to 2.1 Mbytes of on-chip Flash and 96
>> Kbytes of RAM:
>>
>> http://www.microcontroller.com/news/ST_STR91xFA_ARM9.asp
>>
>> Embedded Ethernet, lots of other good stuff.
>>
>> FYI, we just completed a massive upgrade of the Microcontroller.com news section. After
>> publishing the backlog, future articles will be published in a "more timely" manner.
>> Also, additional features will become noticeable in future news articles.
>>
>> Bill Giovino
>> Executive Editorhttp://Microcontroller.com
>
>It is not "exactly" 2.1 Mbytes of on-chip Flash. This is a dual die
>device with a separate flash chip in the same package. They say it is
>single cycle access for sequential execution and has a "hefty" 15-
>entry branch cache for branch prediction. That probably works as well
>as the similar flash accelerators on other chips in this speed
>range.

Hopefully it works better than the current STR9 flash interface does.
The STR9 ARM9 is not faster than a 60MHz LPC2xxx ARM7.

Anton Erasmus

 | 
Pages: 1
Prev: ANNC: Digital Power Management Webcast
Next: C and MISRA, blues... (arithmetic shifts)