Survey: FPGA PCB layout
in [FPGA]
|
Prev: attached a 2nd peripheral to FSL bus. how to use it in software?
Next: XST design frequency setting
From: Joel Koltner on 18 Apr 2008 16:42 "Joerg" <notthisjoergsch(a)removethispacbell.net> wrote in message news:tq7Oj.1556$FF6.588(a)newssvr29.news.prodigy.net... > All I know from here (CA) is that their benefits are mind-boggling... Well, it's entirely reasonable to have retirement benefits for public employees be comparable to what private companies offer... I just hope that public employee salaries will then become comparable as well (which implies a pay raise), since otherwise I don't see how the gov't. expects they'll get comparable quality out of their workers. One problem with the government seems to be that they don't expect their employees to be agile over time. See this article: http://www.gcn.com/print/24_30/37174-1.html -- Someone the government ends up with a bunch of 70 year old programmers and therefore has to hire IBM to build them the modernized e-filing systems? Surely there must be some new hires in the past, say, 40 years who could have been working on this and hence, on average, would only be middle-aged today!? > Oh, and then lots of jobs have the retirement benefit tied to the last work > year. I expect that was implemented to help people who were *forced* to move? It seems like it needs reworking to differentiate between cases where the government wants to move you vs. you just voluntarily wanting to do so. ---Joel
From: Nico Coesel on 18 Apr 2008 17:07 Dave <dhschetz(a)gmail.com> wrote: >Does anybody out there have a good methodology for determining your >optimal FPGA pinouts, for making PCB layouts nice, pretty, and clean? >The brute force method is fairly maddening. I'd be curious to hear if >anybody has any 'tricks of the trade' here. I start thinking about how the PCB should be routed the minute I start to draw a schematic. I always draw components with their actual pin-outs. This helps to group pins together and it helps to troubleshoot the circuit when the prototype is on your bench (no need to lookup the pinouts because they are in your diagram). >Also, just out of curiosity, how many of you do your own PCB layout, >versus farming it out? It would certainly save us a lot of money to >buy the tools and do it ourselves, but it seems like laying out a Whether you should do PCB layout by yourself or hire someone to do it for you depends on if you have the time and talent to design a PCB. After all at high frequencies and / or large currents a PCB becomes a component of your circuit. -- Programmeren in Almere? E-mail naar nico(a)nctdevpuntnl (punt=.)
From: Hal Murray on 18 Apr 2008 17:23 > I always draw components with their actual >pin-outs. What does that mean? -- These are my opinions, not necessarily my employer's. I hate spam.
From: Joel Koltner on 18 Apr 2008 17:39 "Hal Murray" <hal-usenet(a)ip-64-139-1-69.sjc.megapath.net> wrote in message news:JdudnXIVmePbjJTVnZ2dnUVZ_vfinZ2d(a)megapath.net... >> I always draw components with their actual >>pin-outs. > What does that mean? I suspect he means that the schematic symbol he draws have the pins arranged with the same placement as that which occurs on the physical device. I've drawn some symbols like this at times, as it works OK for small devices, but of course has problems as soon as someone hits the "mirror" button on your symbol... and becomes intractable for devices with hundreds or even thousands of pins. You sometimes see magazines doing this in beginning electronics articles where they'll have a bunch of logic gates or similar drawn nicely within the DIP rectangle it comes in on top of a solderless breadboard or something so it's crystal clear how the circuit should be wired up.
From: Nico Coesel on 19 Apr 2008 04:41
"Joel Koltner" <zapwireDASHgroups(a)yahoo.com> wrote: >"Hal Murray" <hal-usenet(a)ip-64-139-1-69.sjc.megapath.net> wrote in message >news:JdudnXIVmePbjJTVnZ2dnUVZ_vfinZ2d(a)megapath.net... >>> I always draw components with their actual >>>pin-outs. >> What does that mean? > >I suspect he means that the schematic symbol he draws have the pins arranged >with the same placement as that which occurs on the physical device. > >I've drawn some symbols like this at times, as it works OK for small devices, >but of course has problems as soon as someone hits the "mirror" button on your >symbol... and becomes intractable for devices with hundreds or even thousands >of pins. Mirroring is not allowed ofcourse :-) And yes, it won't work for BGA packages. The largest common QFP device is approx 200 pins which is still workable. -- Programmeren in Almere? E-mail naar nico(a)nctdevpuntnl (punt=.) |