Prev: Synthesisable Timer in VHDL
Next: Configuring a Spartan 3A1800 ExtremeDSP from Spartan3 cable?
From: anilcelebi on 30 Mar 2008 11:45
Hi,

I am trying to generate the ise project files from the system
generator token in simulink but i am getting the following error.

--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: caught standard exception
Block: Unspecified
--------------------------------------------------------------------------------

Error 0001:

Reported by:
Unspecified

Details:
standard exception: XNetlistEngine:
An exception was raised:
com.xilinx.sysgen.netlist.NetlistInternal: couldn't write
C:\XUP\Workshops\advanced_dsp_flow\labs\lab1\xupv2p\xupv2pro\sysgen
\ngc_verilog_QS2P\coregen_1zCO/coregen_tmp/distributed_arithmetic_f?
r_filter_virtex_9_0_abceec866b698a15.coe
at C:/Xilinx/10.1/DSP_Tools/sysgen/scripts/SgNgcVerilog.pm line 62

--------------------------------------------------------------------------------

Any comments ?
 | 
Pages: 1
Prev: Synthesisable Timer in VHDL
Next: Configuring a Spartan 3A1800 ExtremeDSP from Spartan3 cable?