Prev: DSP48 Inference Template for XST
Next: FPGA dev kit with 4-8 Cyclones or Spartans
From: austin on 4 May 2008 10:45
Alain,

Yes, that is a neat feature (allow a set or reset with small overhead
while still using SRL), however I have seen a thread where it isn't
working as intended for some cases. There is a CR filed on it, so we
will see if it is a real bug, or a weird corner case (which still needs
to get fixed).

Automatic use of SRL16(and/or SRL64 in V5) by the synthesis tool is not
consistent as third party tools don't always make the many cases where
the SRL is advantageous a priority. XST pioneers the use, so we may
then show third parties how we did it (and give it to them).

Austin
From: Nico Coesel on 4 May 2008 14:18
austin <austin(a)xilinx.com> wrote:

>Alain,
>
>Yes, that is a neat feature (allow a set or reset with small overhead
>while still using SRL), however I have seen a thread where it isn't
>working as intended for some cases. There is a CR filed on it, so we
>will see if it is a real bug, or a weird corner case (which still needs
>to get fixed).
>
>Automatic use of SRL16(and/or SRL64 in V5) by the synthesis tool is not
>consistent as third party tools don't always make the many cases where
>the SRL is advantageous a priority. XST pioneers the use, so we may
>then show third parties how we did it (and give it to them).

Which version of XST supports this? I always infer SRL16 (and similar)
from primitives out of lazyness.

--
Programmeren in Almere?
E-mail naar nico(a)nctdevpuntnl (punt=.)
 | 
Pages: 1
Prev: DSP48 Inference Template for XST
Next: FPGA dev kit with 4-8 Cyclones or Spartans