Prev: ATF750 for Proteus
Next: FPGA Processor for Signal Processing ?
From: krunal on 25 Apr 2008 01:40
hi....I want to implement Sigma Delta ADC in Spartan 3E starter
kit....i have implemented it as xilinx's xapp-155.....in ise it works
well for 8 bit....but give problem for 16 bit.....When i open it in
sysgen it now work.......actually in program the dac.v is
included......i dont know how to open that include file in
sysgen....please help........if any one have verilog or vhdl code for
that please send me........and i want to interface the exeternal ADC
also.....so please help me......
 | 
Pages: 1
Prev: ATF750 for Proteus
Next: FPGA Processor for Signal Processing ?