Prev: Problem for xilinx!!!
Next: Xilinx: XST synchronous FIFO using BRAMs
From: Vladislav Muravin on 14 Jun 2005 12:26
Hello,

Could you, please, give any insight on what can cause the following errors
(i got many)?
I also have the same errors on the internal signals, not only xilinx nets.

Thanks

Vladislav

------------------------------------------------------------------------------------
ERROR:MapLib:661 - LUT4 symbol "daisy_all_i/rf_i/rf_dbi_i/_n0018[0]" (output
signal=daisy_all_i/rf_i/rf_dbi_i/_n0018[0]) has input signal

"daisy_all_i/tc_rx_apoc_mode" which will be trimmed. See the trim report for

details about why the input signal will become undriven.

------------------------------------------------------------------------------------


 | 
Pages: 1
Prev: Problem for xilinx!!!
Next: Xilinx: XST synchronous FIFO using BRAMs