how do I test signals in a testbench that are 1 or 2 levels downin the UUT?
in [FPGA]
|
Prev: how do I test signals in a testbench that are 1 or 2 levels down in the UUT?
Next: Help, router can't rout all connections (XILINX)
From: Mike Treseler on 16 Apr 2008 19:15 Dan K wrote: .... > if(UUT/instance_1/txcomstart /= '0') then > error <= x"0103"; > end if; > I've tried just about everything I can think of and nothing seems to work. Maybe google for a vhdl testbench example to get started. Here's one: http://home.comcast.net/~mike_treseler/test_uart.vhd -- Mike Treseler
From: Duane Clark on 17 Apr 2008 15:11
HT-Lab wrote: > > As mentioned by Robert if you use Modelsim then look up SignalSpy which is > very powerful and dead easy to use. If you use Riviera then you might be > able to use VHDL2007/8. I am not 100% sure if the VHDL2007/8 syntax below > is correct but it might look something like this: > > txcomstart <= <<signal .UUT.instance_1.txcomstart : std_logic_vector >>; > > if(txcomstart /= '0') then > error <= x"0103"; > end if; > > Any Riviera user would like to comment on this? I tried that with Riviera 2007.06, which did not seem to understand it. I could not find anything in the docs about that syntax. I have not downloaded the newest version of Riviera yet, so maybe that was added very recently. In the version I have, you use a "signal_agent" to access internal signals. |