Prev: Is there a way to implement division by variables other than 2 in ?single clock with XST ?
Next: How to convert Verilog in to VHDL code
From: PureSine on 3 Apr 2010 23:01
On 4/4/2010 12:33 AM, PureSine wrote:
Thanks all very much for elegant solutions.
I surely remember all of them for different applications but for current
application I guess simplest solution is to just alter DDS code and
implement division inside it as Symon said. I just need to subtract
subtraction(division) operand from addition operand(of DDS) and as add
operand is always bigger I don't need any signed operation.

Thanks all again.
From: PureSine on 4 Apr 2010 03:09
On 4/4/2010 7:31 AM, PureSine wrote:
Correction- I need signed operation anyway but still seems this solution
is the most appropriate for my application.

thanks all.
 | 
Pages: 1
Prev: Is there a way to implement division by variables other than 2 in ?single clock with XST ?
Next: How to convert Verilog in to VHDL code