Prev: ICTP Regional Course on FPGA Design in South and Southeast Asia
Next: Signal value clears for no reason [VHDL, ISE 10.1]
From: Andy on 10 Aug 2010 19:03
Whether initialized in the declaration or in a reset branch of a
process, do it with ":= (others => '0');" !

This module has no feedback (within it), so initialization is likely
not critical anyway (within it).

When initialization is critical the initialization (or at least the
end of initialization needs to be synchronized somehow. There are a
multitude of different ways to accomplish it, and some of them are
compatible with declaration initializations.

Andy
First  |  Prev  | 
Pages: 1 2
Prev: ICTP Regional Course on FPGA Design in South and Southeast Asia
Next: Signal value clears for no reason [VHDL, ISE 10.1]