From: pini_45 on
>recently I read a quote about VHDL vs Verilog,
>along the lines of "VHDL is made by SW people who
>don't understand HW and vice versa"...
>Does anybody know the exact wording and origin ?
> /

One can see example between VHDL and verilog in the following example. I
developed sparse memory model in each language. While I could do it easily
in VHDL in verilog I needed VPI (c - interface).
The work was posted on :

Posted through