Prev: Dual Port RAM
Next: JTAG connection for chipscope
From: u_stadler@yahoo.de on 30 Oct 2006 12:00
hi

i have a micorblaze projet on a spartan 3 wit 8 k instruction an data
cache linked with the ddr ram.
the memory test and the peripheral test works fine. now i started to
write my own applicatin using xilkernel and lwip. my problem now is the
my application does not work. it compiles fine but whe i try to
download it via the debugger i get a "programm received a SIGABRT"
message. do i have to enable the cache in my application the same way
as in the test programms? or do i have to do anything else. a small
sample programm or some hints would be very welcome.

thanks
urban

 | 
Pages: 1
Prev: Dual Port RAM
Next: JTAG connection for chipscope