From: Vips on 4 May 2010 02:27
What could be the optimal buffer for an asynchronous FIFO with the
at 50 MHz and the Read clock is 25 MHz
Data is clming as 8 bits with each clock write . There is no idle
cycle. We have to keep the synchronization latancy also into account.