From: Vips on
Hi Guys

What could be the optimal buffer for an asynchronous FIFO with the
source clock

at 50 MHz and the Read clock is 25 MHz

Data is clming as 8 bits with each clock write . There is no idle
cycle. We have to keep the synchronization latancy also into account.


Pages: 1
Prev: PCI Interrupt
Next: FIFO Depth Calculation