Prev: FPGA Video processing board (HDMI).. who makes one?
Next: 6 kbytes BRAM and Xst:2260
From: salimbaba on 6 Jul 2010 12:31
Hi,

I am using spartan 3 FPGAs and 1 EEPROM XCF16P in daisy chain
configuration and programming it through JTAG but i am getting this error
continuously " DONE did not go high".The TDI of JTAG is connected to TDI of
EEPROM, TDO of EEPROM is connected to TDI of FPGA1 and so on. I have double
checked the hardware but i cant seem to solve it. The devices are in this
order:

EEPROM -> FPGA1 -> FPGA2


any pointers or solutions ?


thanks



---------------------------------------
Posted through http://www.FPGARelated.com
From: Symon on 6 Jul 2010 20:48
UG332
From: Gabor on 6 Jul 2010 22:23
On Jul 6, 12:31 pm, "salimbaba" <a1234573(a)n_o_s_p_a_m.owlpic.com>
wrote:
> Hi,
>
> I am using spartan 3 FPGAs  and 1 EEPROM XCF16P in daisy chain
> configuration and programming it through JTAG but i am getting this error
> continuously " DONE did not go high".The TDI of JTAG is connected to TDI of
> EEPROM, TDO of EEPROM is connected to TDI of FPGA1 and so on. I have double
> checked the hardware but i cant seem to solve it. The devices are in this
> order:
>
> EEPROM -> FPGA1 -> FPGA2
>
> any pointers or solutions ?
>
> thanks
>
> ---------------------------------------        
> Posted throughhttp://www.FPGARelated.com

If you daisy-chain FPGA's and connect the DONE pins together, you
should always program
both FPGA's in the same impact command (from JTAG). Using the GUI you
would select
both FPGA's in the diagram and then double-click program in the
processes pane.

If you want to program one FPGA at a time, you can modify the bitgen
settings for
"enable internal DONE pipe" so the FPGA doesn't wait for the other
FPGA to finish
configuration before startup. Obviously for the EEPROM to work, you
need to chain
the bitstreams together.

HTH,
Gabor
From: salimbaba on 7 Jul 2010 01:28
ok thanks Gabor .

i tried to program them together but no success , also, i have already
tried the DONE internal pipe thing, i cant seem to figure out the problem.
Is there any way i can show you the schematic, u may be able to see the
problem because i haven't been able to catch it for the last 1 week =(


Thanks

---------------------------------------
Posted through http://www.FPGARelated.com
 | 
Pages: 1
Prev: FPGA Video processing board (HDMI).. who makes one?
Next: 6 kbytes BRAM and Xst:2260