Prev: OFFSET and OFFSET out
Next: How to over clock for DSP48
From: Martin Thompson on 22 Apr 2010 12:48
Hi all,

Can Quartus be persuaded to *output* an EDIF netlist of the design
(at any point in the compilation)? Google returns lots of links about
the EDIF import capabilities, but I can't see any on exporting!

Why? I've started on an EDF reader for FPGAOptim so you can easily
figure out what's going on with designs which don't fit in the device,
from the Xilinx NGC file - using NGC2EDIF). It occurred to me that
having EDIF input would make the tool useful for other FPGAs.

While I'm at it, does Altera have an equivalent of Xilinx's XDL
format? XDL is a low-level textual description of the configuration of
the device in terms of what the LUTs are configured as, which of the
config muxes are set, what routing is used etc.

Thanks!
Martin

--
martin.j.thompson(a)trw.com
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.net/electronics.html
http://www.conekt.net/fpgaoptim.html
From: HT-Lab on 22 Apr 2010 12:51

"Martin Thompson" <martin.j.thompson(a)trw.com> wrote in message
news:uvdbjsabd.fsf(a)trw.com...
> Hi all,
>
> Can Quartus be persuaded to *output* an EDIF netlist of the design
> (at any point in the compilation)? Google returns lots of links about
> the EDIF import capabilities, but I can't see any on exporting!

I suspect not, even Mentor's Precision now generates a VQM file instead of EDIF
for Altera,

Hans
www.ht-lab.com


>
> Why? I've started on an EDF reader for FPGAOptim so you can easily
> figure out what's going on with designs which don't fit in the device,
> from the Xilinx NGC file - using NGC2EDIF). It occurred to me that
> having EDIF input would make the tool useful for other FPGAs.
>
> While I'm at it, does Altera have an equivalent of Xilinx's XDL
> format? XDL is a low-level textual description of the configuration of
> the device in terms of what the LUTs are configured as, which of the
> config muxes are set, what routing is used etc.
>
> Thanks!
> Martin
>
> --
> martin.j.thompson(a)trw.com
> TRW Conekt - Consultancy in Engineering, Knowledge and Technology
> http://www.conekt.net/electronics.html
> http://www.conekt.net/fpgaoptim.html


 | 
Pages: 1
Prev: OFFSET and OFFSET out
Next: How to over clock for DSP48