First  |  Prev |  Next  |  Last
Pages: 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
Xilinx DCM Block Stability Issues
Hi, We're using one of the global DCM blocks in a Xilinx Spartan 3E to regenerate/deskew an important clock in our application. The clock has an input frequency of 31.5 MHz and we're using the 270 phase of the X1 output of the block. However, we've observed that the block seems to be marginally stable. At ra... 22 Jun 2010 21:32
Difficulty with Xilinx FPGA configuration using Platform FlashPROM
Vic Orloff <vcorloff(a)gmail.com> writes: Hello, I am a beginner and have tried to learn how to configure my FPGA (XC3S1600E) in Master Serial Mode using configuration of a design stored in Platform Flash PROM (XCF04S) . At the very least there's the slight problem of fitting almost 6 Mb of config da... 19 Jun 2010 04:47
Call for Papers: International Conference on Circuits and Systems ICCS 2010
CFP: International Conference on Circuits and Systems ICCS 2010 Draft Paper Submission Deadline: 2 July, 2010 Camera-Ready Papers Due & Registration Deadline: 30 July, 2010 ICCS 2010: San Francisco, USA, 20-22 October, 2010 http://www.iaeng.org/WCECS2010/ICCS2010.html The conference ICCS'10 is held under the Wor... 19 Jun 2010 02:39
Difficulty with Xilinx FPGA configuration using Platform Flash PROM
Thank you very much! It looks a very good list of key points to check indeed. ... 19 Jun 2010 17:49
Xilinx Timing Constraings
I'm no luck figuring out how to implement the timing constraints for something that, to my mind, ought to be pretty simple. I'm connected to an external synchronous logic chip. For now let's call it a regular 74HC74 flip flop, but the details are unimportant. My FPGA outputs D and CLK to the 74HC74, and read... 23 Jun 2010 15:03
Asynchronous FIFO in Spartan6
Hi, I am trying to use this FIFO design in a Spartan6: http://www.asic-world.com/examples/verilog/asyn_fifo.html Doing so makes Xst emit a shrill warning (Xst:3002) because a latch construct does not play well with the Spartan6 architecture, as it has both an asynchronous set and reset. And as the warning says... 22 Jun 2010 14:54
Programming the Actel Smartfusion Eval Kit in Linux
Hi, I recently got the Actel Smartfusion eval kit. Since I use Linux, I am running the windows Libero IDE under wine. While the application runs fine under wine, I am not able to program the device with the Flashpro software. Seems like it is not able to talk to the programmer. I know this is as much a wine is... 23 Jun 2010 07:18
Why is Google so F****** dense about SPAM?
Why is Google too dense to fix their SPAM problem? There are so many ways they could address the problem and as far as I can tell, they treat it as a PR concern and have tried to give us a control that does nothing! You can flag posts as being spam very easily now. Each post has a link at the bottom that lets yo... 25 Jun 2010 14:15
Call for Papers: International Conference on Computational Biology ICCB 2010
CFP: International Conference on Computational Biology ICCB 2010 Draft Paper Submission Deadline: 2 July, 2010 Camera-Ready Papers Due & Registration Deadline: 30 July, 2010 ICCB 2010: San Francisco, USA, 20-22 October, 2010 http://www.iaeng.org/WCECS2010/ICCB2010.html The conference ICCB'10 is held under the Wo... 17 Jun 2010 02:27
Simple hack to get $600 to your home.
Simple hack to get $600 to your home at http://ukcitygirls.co.cc Due to high security risks,i have hidden the cheque link in an image. in that website on left side below search box, click on image and enter your name and address where you want to receive your cheque.please dont tell to anyone. ... 16 Jun 2010 21:01
First  |  Prev |  Next  |  Last
Pages: 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25