First  |  Prev |  Next  |  Last
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
manual Route before PAR starts in xilinx ISE 12
Hi, I have a design that use some asynchronous signals. I have already set a FROM TO constraint in the ucf for the path. I am using a Spartan 3E 1600-5fg400 with Xilinx ISE 12 on top of that, I located the optimum path that the signal should take on the chip. If I let PAR run automatically, it does not map... 12 Jul 2010 14:01
HDL float to string (sprintf %.3E)?
Hi folks- I've asked this question on various FPGA formums so please excuse my persistence. I'm hoping different eyes might see my question and be able to help. I'm looking for an HDL replacement for sprintf() that will do a float to string conversion using the "%.3E" format specification. Such a conversi... 17 Jul 2010 06:35
Craignell1 - No reserve
Another no reserve Craignell1 module on Ebay if anyone wants one of these cheaply. Item number #250663650739. John Adair Enterpoint Ltd. ... 9 Jul 2010 12:44
instructor solution manual for Dynamic Modeling and Control of Engineering Systems 2 E T. Kulakowski , F. Gardner, Shearer
I have solutions manuals to all problems and exercises in these textbooks. To get one in an electronic format contact me at: kalvinmanual(at)gmail(dot)com and let me know its title, author and edition. Please this service is NOT free. solutions manual to A Course in Game Theory by Osborne, Rubinstein solutions... 9 Jul 2010 09:25
Discount dc hats and caps ( )
Discount smet caps( ) cheapsale NBA caps and hats ( ) Supply AFF CAPS and hat ( ) cheapsale winter warm caps ( ) Discount ed hardy hats and caps ( ) Discount juicy caps ( ) Discount dc hats and caps (... 8 Jul 2010 18:05
Programming individual FPGAs in a daisy chain
is it possible to program only one FPGA in the chain from EEPROM i.e. first FPGA without disconnecting other one from the loop.? Also, how do we generate the mcs file for the daisy chained FPGAs? Thanks --------------------------------------- Posted through ... 9 Jul 2010 12:44
Controlling Path Delay with Constraints?
I'm troubleshooting a design that uses a XC3S50 as a way to take a 125Mhz clock and, using 2 DCMs, output 4 copies of it shifted 45deg from one another. The 1st DCM CLK0/90 ports give you the 0 and 90deg output clocks and the second DCM has a fixed phase offset so it's CLK0/90 ports give you the 45 and 135deg cl... 10 Jul 2010 03:02
Programmer for Spartan-6
I have a Platform Cable USB: I want to start playing with spartan-6 devices, but spartan-6 is not in the Device Family Support list of this programmer. Seems that only Platform Cable USB II supports spartan-6: 7 Jul 2010 17:51
How to declare a port with a new type
Hi, I am in VHDL. I have the following statements: type integer_array is array(natural range <>) of integer; type cs_type is array (0 to N) of integer_array (1 to Nmax); signal cs : cs_type; If those statements live within an architecture, everything goes well. But if I make the signal cs as a port of th... 7 Jul 2010 12:20
SPF+ useable signalling range
Anyone know about FO transceivers? The Finisar (and other SFP/SFP+ FOTs come in particular frequencies) - e.g. 8.5Gbps for the FTLF8528P2BNV. Can these parts still be used for lower frequencies, say 6.5Gbps for Xilinx GTP RocketIO links please? Has anyone any proven solutions of using a FOT for 6.5Gbps RIO li... 7 Jul 2010 17:51
First  |  Prev |  Next  |  Last
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19